View Single Post
  #11  
Old 05-15-2010
Jor-El's Avatar
Jor-El Jor-El is offline
OCA Gladiator
 
Join Date: Feb 2010
Location: Arizona
Posts: 627
Rep Power: 17
Jor-El is on a distinguished road
Thumbs up Asus Rampage III Extreme Bios Template

HITandRun could you ad to the first post:


Code:
Target CPU Frequency        4410MHz
Target DRAM Frequency        1683MHz

LN2 Mode:            Disabled***
QPI Loadline Calibration:    Enabled***

Sync Mode            [Enabled]
AI Overclock Tuner        [Manual]
OC From CPU level Up        [Auto]
CPU Ratio Setting        [21.0]
CPU Turbo Power Limit        [Disabled]

>CPU Configuration----------------------------
CPU Ratio Setting        [21.0]
C1E Support            [Enabled]
Hardware Prefetcher        [Enabled]
Adjacent Cache Line Prefetcher    [Enabled]
Intel(R) Virtualiyation Tech    [Enabled]
CPU TM Function            [Disabled]
Execute Disable Bit        [Enabled]
Intel(R) HT Technology        [Enabled]
Active Processor Cores        [All]
A20M                [Disabled]
Intel(R) SpeedStep(TM) Tech    [Enabled]
Intel(R) C-STATE Tech        [Enabled]
C State package limit setting    [Auto]
----------------------------------------------

BCLK Frequency            [210]
PCIE Frequency            [100]
DRAM Frequency            [1683]
UCLK Frequency            [3789]
QPI Link Data Rate        [7579]

Memory Configuration Protect    [Disabled]

>DRAM Timing Control--------------------------
CAS# Latency              6    [6]
RAS# to CAS# Delay          7    [7]
RAS# PRE Time              6    [6]
RAS# ACT Time             18    [18]
RAS# to RAS# Delay          4    [4]
REF Cycle Time             72    [72]
WRITE Recovery Time         12    [10]
READ to PRE Time          6    [6]
FOUR ACT WIN Time         24    [Auto]
Back-To-BackCAS# Delay          0    [Auto]

Timing Mode             1N    [1N]
Round Trip Latency on CHA    60    [60]
Round Trip Latency on CHB    62    [62]
Round Trip Latency on CHC    64    [64]

WRITE To READ Delay(DD)          8    [Auto]
WRITE To READ Delay(DR)          8    [Auto]
WRITE To READ Delay(SR)         18    [Auto]
READ To WRITE Delay(DD)          7    [Auto]
READ To WRITE Delay(DR)          7    [Auto]
READ To WRITE Delay(SR)          7    [Auto]
READ To READ Delay(DD)          7    [Auto]
READ To READ Delay(DR)          6    [Auto]
READ To READ Delay(SR)          4    [Auto]
WRITE To WRITE Delay(DD)      8    [Auto]
WRITE To WRITE Delay(DR)      8    [Auto]
WRITE To WRITE Delay(SR)     18    [Auto]
----------------------------------------------

CPU Differential Amplitude    [Auto]
CPU Clock Skew            [Auto]
IOH Clock Skew            [Auto]
------------ Extreme Engine Digi+ ------------
Digi+ PWR Mode            [T-Balanced]
PWR Volt. Control        [Auto]
Load-Line Calibration        [Full]
CPU Voltege OCP            [Enabled]
CPU PWM Frequency        [1000kHz]

Extreme OV            [Disabled]
Extreme OC            [Auto]

CPU Voltage        1.415    [1.41250]
CPU PLL Voltage     1.812    [Auto]
QPI/DRAM Core Voltage    1.310    [1.31250]
DRAM Bus Voltage    1.654    [Auto]

>DRAM REF Voltages----------------------------
DRAM DATA REF Voltage on CHA    [Auto]
DRAM CTRL REF Voltage on CHA    [Auto]
DRAM DATA REF Voltage on CHB    [Auto]
DRAM CTRL REF Voltage on CHB    [Auto]
DRAM DATA REF Voltage on CHC    [Auto]
DRAM CTRL REF Voltage on CHC    [Auto]
----------------------------------------------

IOH Voltage        1.244    [Auto]
IOH PCIE Voltage    1.508    [Auto]

ICH Voltage        1.111    [Auto]
ICH PCIE Voltage        [Auto]

---------- Spread Spectrum Control -----------
CPU Spread Spectrum        [Disabled]
DRAM Spread Spectrum        [Disabled]

***on-board jumper dependant
* courtesy of donmarkoni @ i4memory.com
__________________
//RETIRED OVERCLOCKER//

"THERE IS A SPOON IT'S CALLED A BABY BOY!"
Reply With Quote